Search
During the AMD Advancing AI 2026 event, CEO Lisa Su introduced the AMD EPYC 9006 ‘Venice’ series processors and provided further insights into the seventh-generation EPYC chip, codenamed ‘Florence.’ This processor is built on the Zen 7 architecture and leverages TSMC's 14A (1.4nm-class) process technology. Capable of integrating up to 288 cores in a single processor, it supports PCIe 6.0 and CXL 3.2 interfaces, with a thermal design power (TDP) of up to 600W. The processor incorporates two Dwarka I/O chips and two Mathura memory chips, both fabricated using TSMC's N3C process, and offers full compatibility with the latest MRDIMM and LPDDR memory technologies. The A0 tape-out is planned for October 2026, with mass production slated for mid-2028 and an official release anticipated by the end of 2028.
-
C114 Communication Network -
Communication Home
