According to the latest research from Morgan Stanley, Intel's next-generation 14A process node has achieved a defect density (D0) of approximately 0.5. This figure signifies a notably low rate of functionally defective chips per unit area of the wafer in semiconductor manufacturing, indicating that the overall yield is performing admirably among new processes at the same developmental stage. Intel has set ambitious goals to further reduce the D0 to a range of 0.1-0.2 by the first quarter of 2027. Subsequently, the company plans to commence internal testing of chip tape-outs and initiate a small-scale production ramp-up for its proprietary products. Intel aims to enter the risk trial production phase in 2028, with full-scale mass production slated for 2029.
